

IN THE CLAIMS

Please amend the claims as follows:

1. (Previously Presented) In a receiver that includes a clock recovery circuit for extracting a recovered clock signal from an incoming data signal, a loss-of-signal detector comprising:

a delay circuit coupled to receive the incoming data signal and configured to shift a phase of the incoming data signal by a predetermined delay ΔT to generate a delayed data signal;

a flip-flop coupled to receive the recovered clock signal at one input and the delayed data signal at a second input;

an integrator coupled to an output of the flip-flop;

a switch coupled to the integrator and configured to reset the integrator; and

a comparator having a first input coupled to an output of the integrator and a second input coupled to a threshold voltage,

wherein, the delay circuit is configured to shift the phase of the incoming data signal in a manner that is symmetrical with respect to a sampling edge of the clock signal;

wherein the flip-flop is configured to generate an error signal when a transition of the delayed data signal falls outside the ΔT on either side of a falling edge of the recovered clock signal.

2. (Previously Presented) In a receiver that includes a clock recovery circuit for extracting a recovered clock signal from an incoming data signal, a loss-of-signal detector comprising:

a delay circuit coupled to receive the incoming data signal and configured to shift a phase of the incoming data signal by a predetermined delay ΔT to generate a delayed data signal;

a flip-flop coupled to receive the recovered clock signal at one input and the delayed data signal at a second input;

an integrator coupled to an output of the flip-flop;

a switch coupled to the integrator and configured to reset the integrator; and

a comparator having a first input coupled to an output of the integrator and a second input coupled to a threshold voltage,

wherein, the delay circuit is configured to shift the phase of the incoming data signal in a manner that is symmetrical with respect to a sampling edge of the clock signal;

wherein the flip-flop is configured to generate an error signal when a transition of the delayed data signal falls outside the range $(T/2) \pm \Delta T$, where T is the period of the recovered clock signal.

3. (Original) The loss-of-signal detector of claim 2 wherein the predetermined delay ΔT is substantially equal to about $1/4$ of the recovered clock signal period T.
4. (Previously Presented) In a receiver that includes a clock recovery circuit for extracting a recovered clock signal from an incoming data signal, a loss-of-signal detector comprising:
 - a delay circuit coupled to receive the incoming data signal and configured to shift phase of the incoming data signal by a predetermined delay ΔT to generate a delayed data signal;
 - a flip-flop coupled to receive the recovered clock signal at one input and the delayed data signal at a second input;
 - an integrator coupled to an output of the flip-flop;
 - a switch coupled to the integrator and configured to reset the integrator; and
 - a comparator having a first input coupled to an output of the integrator and a second input coupled to a threshold voltage,wherein, the delay circuit is configured to shift the phase of the incoming data signal in a manner that is symmetrical with respect to a sampling edge of the clock signal;
 - where the delay circuit comprises a buffer implemented in current-controlled complementary metal-oxide-semiconductor (C³MOS) logic.
5. (Original) The loss-of-signal detector of claim 4 wherein the flip-flop is implemented in C³MOS logic.
6. (Original) The loss-of-signal detector of claim 2 wherein the integrator is configured to integrate a plurality of error signals generated by the flip-flop for an integration period t_{int} , and to generate a bit error rate signal V_{BER} .
7. (Original) The loss-of signal detector of claim 6 wherein the integrator comprises:

a current source configured to supply I_0 ;

a capacitor; and

a first switch coupled between the current source and the capacitor, and configured to open or close in response to the error signal generated by the flip-flop.

8. (Original) The loss-of-signal detector of claim 7 wherein the integrator further comprises a second switch coupled in parallel to the capacitor and configured to discharge the capacitor in response at the end of each integration period τ_{int} .

9. (Original) The loss-of-signal detector of claim 6 wherein the comparator compares V_{BER} to a threshold level and generates a loss-of-signal indicator when V_{BER} exceeds the threshold level.

10. (Currently Amended) In a receiver that includes a clock recovery circuit for extracting a recovered clock signal from an incoming data signal, a loss-of-signal detector comprising:

a delay circuit coupled to receive the incoming data signal and configured to shift a phase of the incoming data signal by a predetermined delay ΔT to generate a delayed data signal;

a flip-flop coupled to receive the recovered clock signal at one input and the delayed data signal at a second input;

an integrator coupled to an output of the flip-flop, wherein the integrator is configured to integrate a plurality of error signals generated by the flip-flop for an integration period, τ_{int} , and to generate a bit error rate sign, V_{BER} ;

a switch coupled to the integrator and configured to reset the integrator; and

a comparator having a first input coupled to an output of the integrator and a second input coupled to a threshold voltage, wherein the comparator is configured to compare V_{BER} to a threshold level and to generate a loss-of-signal indicator when V_{BER} exceeds the threshold level,

wherein, the delay circuit is configured to shift the phase of the incoming data signal in a manner that is symmetrical with respect to a sampling edge of the clock signal;

wherein the flip-flop is configured to generate an error signal when a transition of the

delayed data signal falls outside the range $(T/2) \pm \Delta T$, where T is the period of the recovered clock signal,

~~The loss-of-signal detector of claim 9 and~~ wherein the comparator comprises a hysteresis whereby the loss-of-signal indicator is asserted when V_{BER} exceeds a first threshold V_{t1} , and is not cleared until V_{BER} drops below a second threshold V_{t2} that is lower than the first threshold V_{t1} .

11. (Original) The loss-of-signal detector of claim 7 wherein the first switch of the integrator comprises a pair of differentially coupled metal-oxide-semiconductor field effect transistors (MOSFETs).

12. (Original) The loss-of-signal detector of claim 11 wherein the pair of MOSFET are a p-channel type.

13. (Original) The loss-of-signal detector of claim 11 wherein the integrator further comprises a unity-gain buffer coupled between the pair of differentially coupled MOSFETS.

14. (Currently amended) In a receiver that includes a clock recovery circuit for extracting a recovered clock signal from an incoming data signal, a loss-of-signal detector comprising:

a delay circuit coupled to receive the incoming data signal and configured to shift a phase of the incoming data signal by a predetermined delay ΔT to generate a delayed data signal;

a flip-flop coupled to receive the recovered clock signal at one input and the delayed data signal at a second input;

an integrator coupled to an output of the flip-flop, wherein the integrator includes:

a current source;

a capacitor configured to be charged by the current source; and

a first switch coupled between the current source and the capacitor, and

configured to open or close in response to the error signal generated by the flip-flop.

a second switch coupled in parallel to the capacitor and configured to discharge the capacitor in response at the end of each integration period t_{int} ,

and wherein the integrator is configured to integrate a plurality of error signals generated by the flip-flop for an integration period, t_{int} , and to generate a bit error rate sign, V_{BER} ;

a divider circuit coupled to receive the recovered clock signal and configured to generate a signal representing the integration period t_{int} ;

a switch coupled to the integrator and configured to reset the integrator; and

a comparator having a first input coupled to an output of the integrator and a second input coupled to a threshold voltage,

wherein, the delay circuit is configured to shift the phase of the incoming data signal in a manner that is symmetrical with respect to a sampling edge of the clock signal;

wherein the flip-flop is configured to generate an error signal when a transition of the delayed data signal falls outside the range $(T/2) \pm \Delta T$, where T is the period of the recovered clock signal.

15. (Previously Presented) A high speed receiver comprising:

a clock and data recover block coupled to receive an incoming data signal and configured to extract a recovered clock signal from the incoming data signal;

a retiming circuit coupled to receive the incoming data and the recovered clock signal and configured to generate a retimed data signal for further processing; and

a statistical loss-of-signal (SLOS) detector coupled to receive the recovered clock signal and the incoming data signal, and configured to measure a bit error rate of the incoming data signal and to detect a loss-of-signal condition,

wherein the SLOS detector is configured such that it adds as capacitive loading a single flip-flop to the recovered clock signal and a single delay circuit to the incoming data signal;

wherein the single delay circuit delays the incoming data by a predetermined window ΔT to generate a delayed data signal, and

wherein the flip-flop is configured to generate an error signal when a transition of the delayed data signal falls outside of the ΔT on either side of a falling edge of the recovered clock signal.

16. (Previously Presented) A high speed receiver comprising:
- a clock and data recovery block coupled to receive an incoming data signal and configured to extract a recovered clock signal from the incoming data signal;
 - a retiming circuit coupled to receive the incoming data and the recovered clock signal and configured to generate a retimed data signal for further processing; and
 - a statistical loss-of-signal (SLOS) detector coupled to receive the recovered clock signal and the incoming data signal, and configured to measure a bit error rate of the incoming data signal and to detect a loss-of-signal condition,
- wherein the SLOS detector is configured such that it adds as capacitive loading a single flip-flop to the recovered clock signal and a single delay circuit to the incoming data signal;
- wherein the single delay circuit delays the incoming data by a predetermined window ΔT to generate a delayed data signal, and
- wherein, the single flip-flop is configured to generate an error signal when a transition of the delayed data signal falls outside of the range $(T/2) \pm \Delta T$, where T is the period of the recovered clock signal.
17. (Original) The high speed receiver of claim 16 wherein the predetermined window ΔT is substantially equal to about $\frac{1}{4}$ of the period of T of the recovered clock signal.
18. (Previously Presented) The high speed receiver of claim 16 wherein the SLOS detector further comprises:
- an integrator coupled to the single flip-flop and configured to integrate a plurality of error signals over an integration period t_{int} to generate a signal V_{BER} that provides a measure of the bit error rate of the incoming data.
19. (Original) The high speed receiver of claim 18 wherein the integrator comprises a switch that couples a current source to a capacitor in response to the error signal generated by the single flip-flop.

20. (Original) In a receiver that includes a clock recovery circuit for extracting a recovered clock signal from an incoming data signal, a method for detecting statistical loss of signal, the method comprising:

 delaying the incoming data signal by a window ΔT that is symmetrical relative to the recovered clock signal;

 latching the recovered clock signal using the delayed data signal as clock to generate an error signal, wherein a single latch generates the error signal whenever a transition of the delayed data signal falls outside of the range $(T/2) \pm \Delta T$, where T is the period of the recovered clock signal;

 integrating a plurality of error signals over a predetermined period of time τ_{int} to arrive at a bit error rate of the incoming data signal; and

 comparing the bit error rate with a predetermined threshold to detect a loss-of-signal condition.

21. (Original) The method of claim 20 wherein the step of delaying delays the incoming data signal by $1/4$ of the recovered clock signal.